System Verilog ?

System verilog is an improvement of verilog, this provide more data types, classes it also add new features letting us construct more complex testbenchs more reusable and readable